# Off-Line PWM Controllers with Integrated Power MOSFET STR6A100HZ Series



# Description

The STR6A100HZ series are power ICs for switching power supplies, incorporating a MOSFET and a current mode PWM controller IC.

The operation mode is automatically changed, in response to load, to the fixed switching frequency, to the switching frequency control, and to the burst oscillation mode. Thus the power efficiency is improved.

The product achieves high cost-performance power supply systems with few external components.


### Features

- Improving circuit efficiency (Since the step drive control can keep  $V_{RM}$  of secondary rectification diodes low, the circuit efficiency can be improved by low  $V_F$ )
- Current Mode Type PWM Control
- Brown-In and Brown-Out Function
- No Load Power Consumption,  $P_{IN} < 25 \text{mW}$
- Automatically changed operation mode in response to load conditions
  - Fixed switching frequency mode, 100 kHz (typ.) in normal opetation.
  - Green mode, 25 kHz (typ.) to 100 kHz (typ.) in middle to light load.
  - Burst oscillation mode in light loat.
- Random Switching Function
- Slope Compensation Function
- Leading Edge Blanking Function
- Bias Assist Function
- Protections

- Two Types of Overcurrent Protection (OCP): Pulse-by-Pulse, built-in compensation circuit to minimize OCP point variation on AC input voltage

- Overload Protection with timer (OLP): Ato restart
- Overvoltage Protection (OVP): Latch shutdown
- Thermal Shutdown (TSD): Latch shutdown

# **Typical Application**



# Package

DIP8





Not to Scale.

#### **STR6A100HZ Series**

- Electrical Characteristics
- $f_{OSC(AVG)} = 100 \text{ kHz}$

Products	MOSFET		
FIODUCIS	V <sub>DSS</sub> (min.)	R <sub>DS(ON)</sub> (max.)	
STR6A169HZ		6.0 Ω	
STR6A161HZ	700 V	3.95 Ω	
STR6A163HZ		2.3 Ω	

#### • Output Power, P<sub>OUT</sub>\*

	Ada	pter	Open frame		
Products	AC230V	AC85 ~265V	AC230V	AC85 ~265V	
STR6A169HZ	17 W	11 W	30 W	19.5 W	
STR6A161HZ	20.5 W	15 W	35 W	23.5 W	
STR6A163HZ	25 W	20 W	40 W	28 W	

\* The output power is actual continues power that is measured at 50 °C ambient. The peak output power can be 120 to 140 % of the value stated here. Core size, ON Duty, and thermal design affect the output power. It may be less than the value stated here.

### Application

- White goods
- Office Automation Equipment
- Audio Visual Equipment
- Industrial Equipment
- Other Switched Mode Power Supplies

# CONTENTS

Description	1
1. Absolute Maximum Ratings	3
2. Electrical Characteristics	4
3. Performance Curves	5
3.1. Derating Curves	5
3.2. MOSFET Safe Operating Area Curves	6
3.3. Ambient Temperature versus Power Dissipation Curve	
3.4. Transient Thermal Resistance Curves	7
4. Block Diagram	8
5. Pin Configuration Definitions	8
6. Typical Application	9
7. External Dimensions	- 10
8. Marking Diagram	- 10
9. Operational Description	- 11
9.1. Startup Operation	- 11
9.1.1. Without Brown-In / Brown-Out Function	- 11
9.1.2. With Brown-In / Brown-Out Function	
9.2. Undervoltage Lockout (UVLO)	
9.3. Bias Assist Function	
9.4. Soft Start Function	- 12
9.5. Constant Output Voltage Control	- 13
9.6. Leading Edge Blanking Function	
9.7. Random Switching Function	
9.8. Step Drive Control	
9.9. Operation Mode	
9.10. Brown-In and Brown-Out Function	
9.10.1. DC Line Detection	
9.10.2. AC Line Detection	
9.11. Overcurrent Protection (OCP)	
9.11.1. Overcurrent Protection Operation	
9.11.2. Input Compensation Function	
9.12. Overload Protection (OLP)	
9.13. Overvoltage Protection (OVP)	
9.14. Thermal Shutdown (TSD)	- 18
10. Design Notes	
10.1. External Components	
10.1.1. Input and Output Electrolytic Capacitor	
10.1.2. S/OCP Pin Peripheral Circuit	- 19
10.1.2. BR Pin peripheral circuit	- 19
10.1.4. FB/OLP Pin Peripheral Circuit	- 19
10.1.4. FD/OLT Fin Peripheral Circuit	. 10
10.1.6. Snubber Circuit	
10.1.0. Shubber Circuit	
10.1.7. Thase Compensation	
10.1.3. Transformer	
11. Pattern Layout Example	
12. Reference Design of Power Supply	
IMPORTANT NOTES	
	- 43

#### 1. **Absolute Maximum Ratings**

- Current polarities are defined as follows: a current flow going into the IC (sinking) is positive current (+); and a current flow coming out of the IC (sourcing) is negative current (-).
- Unless specifically noted,  $T_A = 25^{\circ}C$ , 7 pin and 8 pin are shorted.

Parameter	Symbol	Conditions	Pins	Rating	Units	Remarks
				1.8		STR6A169HZ
Drain Peak Current <sup>(1)</sup>	I <sub>DPEAK</sub>	Single pulse	8 - 1	2.5	А	STR6A161HZ
				4.0		STR6A163HZ
				1.8		STR6A169HZ
Maximum Switching Current (2)	I <sub>DMAX</sub>	$T_A = -40 \sim 125 \text{ °C}$	8 - 1	2.5	А	STR6A161HZ
				4.0		STR6A163HZ
		I <sub>LPEAK</sub> =1.8A		24		STR6A169HZ
Avalanche Energy <sup>(3)(4)</sup>	E <sub>AS</sub>	I <sub>LPEAK</sub> =1.78A	8 - 1	36	mJ	STR6A161HZ
		I <sub>LPEAK</sub> =2.15A		53		STR6A163HZ
S/OCP Pin Voltage	V <sub>S/OCP</sub>		1 - 3	- 2 to 6	V	
BR Pin Voltage	$V_{BR}$		2 - 3	- 0.3 to 7.5	V	
BR Pin Sink Current	$I_{BR}$		2 - 3	1.0	mA	
FB/OLP Pin Voltage	$V_{FB}$	$I_{FB}\!\leq\!1mA$	4 - 3	– 0.3 to 14	V	
FB/OLP Pin Sink Current	$I_{FB}$		4 - 3	1.0	mA	
VCC Pin Voltage	V <sub>CC</sub>		5 - 3	-0.3 to 32	V	
D/ST Pin Voltage	V <sub>D/ST</sub>		8 - 3	-1 to V <sub>DSS</sub>	V	
MOSFET Power Dissipation <sup>(5)</sup>	P <sub>D1</sub>	(6)	8 - 1	1.35	W	
Control Part Power Dissipation	P <sub>D2</sub>		5 - 3	1.2	W	
Operating Ambient Temperature	T <sub>OP</sub>		-	- 40 to 125	°C	
Storage Temperature	T <sub>stg</sub>		_	- 40 to 125	°C	
Junction Temperature	$T_j$		_	150	°C	

<sup>&</sup>lt;sup>(1)</sup> See Section 3.2, MOSFET Safe Operating Area Curves.

<sup>&</sup>lt;sup>(2)</sup> The Maximum Switching Current is the drain current determined by the drive voltage of the IC and threshold voltage of the MOSFET, V<sub>GS(th)</sub>.

<sup>&</sup>lt;sup>(3)</sup> See Figure 3-2 Avalanche Energy Derating Coefficient Curve. <sup>(4)</sup> Single pulse,  $V_{DD} = 99$  V, L = 20 mH.

<sup>&</sup>lt;sup>(5)</sup> See 3.3, Ambient Temperature versus Power Dissipation Curve.

<sup>&</sup>lt;sup>(6)</sup> When embedding this hybrid IC onto the printed circuit board (copper area in a 15 mm  $\times$  15 mm).

# 2. Electrical Characteristics

- Current polarities are defined as follows: a current flow going into the IC (sinking) is positive current (+); and a current flow coming out of the IC (sourcing) is negative current (-).
- Unless specifically noted,  $T_A = 25^{\circ}C$ , 7 pin and 8 pin are shorted.

Parameter	Symbol	Conditions	Pins	Min.	Тур.	Max.	Units	Remarks
Power Supply Startup Operation	tion	I				L	1 1	
Operation Start Voltage	V <sub>CC(ON)</sub>		5 - 3	13.8	15.0	16.2	V	
Operation Stop Voltage <sup>(*)</sup>	V <sub>CC(OFF)</sub>		5 - 3	7.6	8.5	9.2	V	
Circuit Current in Operation	I <sub>CC(ON)</sub>	V <sub>CC</sub> = 12 V	5 - 3	_	1.5	3.0	mA	
Startup Circuit Operation Voltage	V <sub>ST(ON)</sub>		8-3	40	47	55	v	
Startup Current	I <sub>CC(ST)</sub>	$V_{CC} = 13.5 V$ $V_{D/ST} = 100 V$	5 - 3	-4.05	-2.50	-1.08	mA	
Startup Current Biasing Threshold Voltage	V <sub>CC(BIAS)</sub>	$I_{CC} = -500 \ \mu A$	5 - 3	8.0	9.6	10.5	v	
Normal Operation								
Average Switching Frequency	f <sub>OSC(AVG)</sub>		8-3	90	100	110	kHz	
Switching Frequency Modulation Deviation	$\Delta f$		8 - 3	-	8.4	-	kHz	
Maximum Feedback Current	I <sub>FB(MAX)</sub>	$V_{CC} = 12 V$	4 - 3	-170	-130	-85	μΑ	
Minimum Feedback Current	I <sub>FB(MIN)</sub>		4 - 3	-21	-13	-5	μΑ	
Light Load Operation								
FB/OLP Pin Starting Voltage of Frequency Decreasing	$V_{FB(FDS)}$	$f_{OSC(AVG)} \times 0.9$	1 - 8	2.88	3.60	4.32	V	
FB/OLP Pin Ending Voltage of Frequency Decreasing	$V_{FB(FDE)}$	$f_{OSC(MIN)} \times 1.1$	1 - 8	2.48	3.10	3.72	V	
Minimum Switching Frequency	f <sub>OSC(MIN)</sub>		5 - 8	18	25	32	kHz	
Standby Operation								
FB/OLP Pin Oscillation Stop Threshold Voltage	V <sub>FB(OFF)</sub>		4 - 3	1.61	1.77	1.92	V	
Brown-In / Brown-Out Funct	ion							
Brown-In Threshold Voltage	V <sub>BR(IN)</sub>		2-3	5.43	5.60	5.77	V	
Brown-Out Threshold Voltage	V <sub>BR(OUT)</sub>		2 - 3	4.65	4.80	4.95	V	
BR Pin Clamp Voltage	V <sub>BR(CLAMP)</sub>	$I_{BR} = 100 \ \mu A$	2 - 3	6.5	6.9	7.3	v	
BR Function Disabling Threshold Voltage	V <sub>BR(DIS)</sub>		2 - 3	0.4	0.6	0.8	V	
Protection								
Maximum ON Duty	D <sub>MAX</sub>		8 - 3	70	75	80	%	
Leading Edge Blanking Time	t <sub>BW</sub>		_	-	330	_	ns	
OCP Compensation Coefficient	DPC		_	_	25.8	_	mV/µs	
OCP Compensation ON Duty	D <sub>DPC</sub>		-	-	36	_	%	

 $^{(\ast)}V_{CC(BIAS)} > V_{CC(OFF)}$  always.

	I			1	1	1	1	1
Parameter	Symbol	Conditions	Pins	Min.	Тур.	Max.	Units	Remarks
OCP Threshold Voltage at Zero ON Duty	V <sub>OCP(L)</sub>		1 - 3	0.735	0.795	0.855	V	
OCP Threshold Voltage at 36% ON Duty	V <sub>OCP(H)</sub>		1 - 3	0.843	0.888	0.933	V	
OCP Threshold Voltage in Leading Edge Blanking Time	V <sub>OCP(LEB)</sub>		1 - 3	_	1.69	_	V	
OLP Threshold Voltage	V <sub>FB(OLP)</sub>		4 - 3	6.8	7.3	7.8	V	
OLP Delay Time	t <sub>OLP</sub>		4 - 3	55	75	90	ms	
OLP Operation Current	I <sub>CC(OLP)</sub>		5 - 3	_	260	_	μΑ	
FB/OLP Pin Clamp Voltage	V <sub>FB(CLAMP)</sub>		4 - 3	10.5	11.8	13.5	V	
OVP Threshold Voltage	V <sub>CC(OVP)</sub>		5 - 3	27.0	29.1	31.2	V	
Thermal Shutdown Operating Temperature	T <sub>j(TSD)</sub>		-	125	145	_	°C	
MOSFET								
Drain-to-Source Breakdown Voltage	V <sub>DSS</sub>	$I_{DS} = 300 \ \mu A$	8 - 1	700	_	-	V	
Drain Leakage Current	I <sub>DSS</sub>	$V_{DS} = 700 V$	8 - 1	_	_	300	μΑ	
				-	-	6.0	Ω	STR6A169HZ
On-Resistance	R <sub>DS(ON)</sub>	$I_{DS} = 0.4 \text{ A}$	8 - 1	_	-	3.95	Ω	STR6A161HZ
				_	-	2.3	Ω	STR6A163HZ
Switching Time	t <sub>f</sub>		8 - 1	—	_	250	ns	
Thermal Resistance								
Channel to Case	$\theta_{ch-C}$		-	_	_	22	°C/W	

# 3. Performance Curves

# 3.1. Derating Curves




Figure 3-1 SOA Temperature Derating Coefficient Curve






Figure 3-2 Avalanche Energy Derating Coefficient Curve

### 3.2. MOSFET Safe Operating Area Curves


- When the IC is used, the safe operating area curve should be multiplied by the temperature derating coefficient derived from Figure 3-1.
- The broken line in the safe operating area curve is the drain current curve limited by on-resistance.
- Unless otherwise specified,  $T_A = 25$  °C, Single pulse.




### 3.3. Ambient Temperature versus Power Dissipation Curve



# 3.4. Transient Thermal Resistance Curves



### 4. Block Diagram




# 5. Pin Configuration Definitions

		Pin	Name	Descriptions
S/OCP 1	8 D/ST	1	S/OCP	MOSFET source and Overcurrent Protection (OCP) signal input
BR 2	7 D/ST	2	BR	Brown-In and Brown-Out detection voltage input
		3	GND	Ground
GND 3	6	4	FB/OLP	Constant voltage control signal input and Overload Protection (OLP) signal input
FB/OLP 4	5 VCC	5	VCC	Power supply voltage input for control part and Overvoltage Protection (OVP) signal input
		6	-	(Pin removed)
		7	D/ST	MOSEET drain and startup ourrant input
		8	D/31	MOSFET drain and startup current input


# 6. Typical Application

- The following drawings show circuits enabled and disabled the Brown-In/Brown-Out Function.
- The PCB traces of the D/ST pins should be as wide as possible, in order to enhance thermal dissipation.
- In applications having a power supply specified such that the D/ST pins have large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.



TC\_STR6A100xZ\_2\_R1

Figure6-1 Typical application circuit (enabled Brown-In/Brown-Out Function, DC line detection)




TC\_STR6A100xZ\_3\_R1

Figure 6-2 Typical application circuit (disabled Brown-In/Brown-Out Function)

# 7. External Dimensions


• DIP8



### NOTES:

- 1) Dimension is in millimeters
- 2) Pb-free. Device composition compliant with the RoHS directive

# 8. Marking Diagram



### 9. Operational Description

All the characteristic values given in this section are typical values, unless they are specified as minimum or maximum.

Current polarities are defined as follows: a current flow going into the IC (sinking) is positive current (+); and a current flow coming out of the IC (sourcing) is negative current (-).

#### 9.1. Startup Operation

Figure 9-1 shows the circuit around IC.

The IC incorporates the startup circuit. The circuit is connected to D/ST pin. When D/ST pin voltage reaches to Startup Circuit Operation Voltage  $V_{ST(ON)} = 47$  V, the startup circuit starts operation.

During the startup process, the constant current,  $I_{CC(ST)} = -2.50$  mA, charges C2 at VCC pin. When VCC pin voltage increases to  $V_{CC(ON)} = 15.0$  V, the control circuit starts operation. During the IC operation, the voltage rectified the auxiliary winding voltage,  $V_D$ , of Figure 9-1 becomes a power source to the VCC pin. After switching operation begins, the startup circuit turns off automatically so that its current consumption becomes zero.

The approximate value of auxiliary winding voltage is about 15 V to 20 V, taking account of the winding turns of D winding so that VCC pin voltage becomes Equation (1) within the specification of input and output voltage variation of power supply.

$$V_{CC(BIAS)}(max.) < V_{CC} < V_{CC(OVP)}(min.)$$
  
 $\Rightarrow 10.5 (V) < V_{CC} < 27.0 (V)$  (1)

The oscillation start timing of IC depends on Brown-In / Brown-Out Function (See Section 9.10).

### 9.1.1. Without Brown-In / Brown-Out Function (BR pin voltage is V<sub>BR(DIS)</sub> = 0.6 V or less)

When VCC pin voltage increases to  $V_{CC(ON)}$ , the IC starts switching operation, As shown in Figure 9-2.

The startup time of IC is determined by C2 capacitor value. The approximate startup time  $t_{START}$  (shown in Figure 9-2) is calculated as follows:

$$t_{START} = C2 \sim \frac{V_{CC(ON)} - V_{CC(INT)}}{\left|I_{CC(ST)}\right|}$$
(2)

where,

t<sub>START</sub>: Startup time of IC (s) V<sub>CC(INT)</sub>: Initial voltage on VCC pin (V)

### 9.1.2. With Brown-In / Brown-Out Function

When BR pin voltage is more than  $V_{BR(DIS)} = 0.6 V$ and less than  $V_{BR(IN)} = 5.60 V$ , the Bias Assist Function (see Section 9.3) is disabled. Thus, VCC pin voltage repeats increasing to  $V_{CC(ON)}$  and decreasing to  $V_{CC(OFF)}$ (shown in Figure 9-3). When BR pin voltage becomes  $V_{BR(IN)}$  or more, the IC starts switching operation.




Figure 9-1 VCC pin peripheral circuit (Without Brown-In / Brown-Out)




Figure 9-2 Startup operation (Without Brown-In / Brown-Out)




Figure 9-3 Startup operation (With Brown-In / Brown-Out)

### 9.2. Undervoltage Lockout (UVLO)

Figure 9-4 shows the relationship of VCC pin voltage and circuit current  $I_{CC}$ . When VCC pin voltage decreases to  $V_{CC(OFF)} = 8.5$  V, the control circuit stops operation by Undervoltage Lockout (UVLO) circuit, and reverts to the state before startup.




Figure 9-4 Relationship between VCC pin voltage and  $I_{CC}$ 

#### 9.3. Bias Assist Function

By the Bias Assist Function, the startup failure is prevented. The Bias Assist Function is activated, in both of following condition:

the FB pin voltage is FB/OLP Pin Oscillation Stop Threshold Voltage,  $V_{FB(OFF)} \!\!= 1.77$  V or less

and the VCC voltage decreases to the Startup Current Biasing Threshold Voltage,  $V_{CC(BIAS)} = 9.6$  V.

When the Bias Assist Function is activated, the VCC pin voltage is kept almost constant voltage,  $V_{CC(BIAS)}$  by providing the startup current,  $I_{CC(ST)}$ , from the startup circuit. Thus, the VCC pin voltage is kept more than  $V_{CC(OFF)}$ .

Since the startup failure is prevented by the Bias Assist Function, the value of C2 connected to VCC pin can be small. Thus, the startup time and the response time of the OVP become shorter.

The operation of the Bias Assist Function in startup is as follows. It is necessary to check and adjust the startup process based on actual operation in the application, so that poor starting conditions may be avoided.

Figure 9-5 shows VCC pin voltage behavior during the startup period.

After VCC pin voltage increases to  $V_{CC(ON)} = 15.0 \text{ V}$  at startup, the IC starts the operation. Then circuit current increases and VCC pin voltage decreases. At the same time, the auxiliary winding voltage  $V_D$  increases in proportion to output voltage. These are all balanced to produce VCC pin voltage.

When VCC pin voltage is decrease to  $V_{CC(OFF)} = 8.5 \text{ V}$  in startup operation, the IC stops switching operation and a startup failure occurs.

When the output load is light at startup, the output

voltage may become more than the target voltage due to the delay of feedback circuit. In this case, the FB pin voltage is decreased by the feedback control. When the FB pin voltage decreases to  $V_{FB(OFF)}$  or less, the IC stops switching operation and VCC pin voltage decreases. When VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the Bias Assist Function is activated and the startup failure is prevented.




Figure 9-5 VCC pin voltage during startup period

#### 9.4. Soft Start Function

Figure 9-6 shows the behavior of VCC pin voltage and drain current during the startup period.




Figure 9-6 V<sub>CC</sub> and I<sub>D</sub> behavior during startup

The IC activates the soft start circuitry during the startup period. Soft start time is fixed to around 8.75 ms. during the soft start period, over current threshold is increased step-wisely (7 steps). This function reduces the voltage and the current stress of MOSFET and secondary side rectifier diode.

Since the Leading Edge Blanking Function (see Section 9.6) is deactivated during the soft start period, there is the case that ON time is less than the leading edge blanking time,  $t_{BW} = 330$  ns.

After the soft start period, D/ST pin current, I<sub>D</sub>, is

limited by the Overcurrent Protection (OCP), until the output voltage increases to the target operating voltage. This period is given as  $t_{LIM}$ .

When  $t_{LIM}$  is longer than the OLP Delay Time,  $t_{OLP}$ , the output power is limited by the Overload Protection (OLP).

Thus, it is necessary to adjust the value of output capacitor and the turn ratio of auxiliary winding D so that the  $t_{LIM}$  is less than  $t_{OLP} = 55$  ms (min.).

#### 9.5. Constant Output Voltage Control

The IC achieves the constant voltage control of the power supply output by using the current-mode control method, which enhances the response speed and provides the stable operation.

The FB/OLP pin voltage is internally added the slope compensation at the feedback control (see Section 4.Functionnal Block Diagram), and the target voltage,  $V_{SC}$ , is generated. The IC compares the voltage,  $V_{ROCP}$ , of a current detection resistor with the target voltage,  $V_{SC}$ , by the internal FB comparator, and controls the peak value of  $V_{ROCP}$  so that it gets close to  $V_{SC}$ , as shown in Figure 9-7 and Figure 9-8.





Figure 9-7 FB/OLP pin peripheral circuit



 $\begin{array}{ll} \mbox{Figure 9-8} & \mbox{Drain current, } I_D, \mbox{ and } FB \mbox{ comparator} \\ & \mbox{ operation in steady operation} \end{array}$ 

• Light load conditions

When load conditions become lighter, the output voltage,  $V_{OUT}$ , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus,  $V_{SC}$  decreases, and the peak value of  $V_{ROCP}$  is controlled to be low, and the peak drain current of  $I_D$  decreases.

This control prevents the output voltage from increasing.

• Heavy load conditions

When load conditions become greater, the IC performs the inverse operation to that described above. Thus,  $V_{SC}$  increases and the peak drain current of  $I_D$  increases.

This control prevents the output voltage from decreasing.

In the current mode control method, when the drain current waveform becomes trapezoidal in continuous operating mode, even if the peak current level set by the target voltage is constant, the on-time fluctuates based on the initial value of the drain current.

This results in the on-time fluctuating in multiples of the fundamental operating frequency as shown in Figure 9-9. This is called the subharmonics phenomenon.

In order to avoid this, the IC incorporates the Slope Compensation Function. Because the target voltage is added a down-slope compensation signal, which reduces the peak drain current as the on-duty gets wider relative to the FB/OLP pin signal to compensate  $V_{SC}$ , the subharmonics phenomenon is suppressed.

Even if subharmonic oscillations occur when the IC has some excess supply being out of feedback control, such as during startup and load shorted, this does not affect performance of normal operation.




Figure 9-9 Drain current, I<sub>D</sub>, waveform in subharmonic oscillation

### 9.6. Leading Edge Blanking Function

The constant voltage control of output of the IC uses the peak-current-mode control method.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of FB comparator or Overcurrent Protection circuit (OCP) to the steep surge current in turning on a power MOSFET.

In order to prevent this response to the surge voltage in turning-on the power MOSFET, the Leading Edge Blanking,  $t_{BW} = 330$  ns is built-in. During  $t_{BW}$ , the OCP threshold voltage becomes  $V_{OCP(LEB)} = 1.69$  V which is higher than the normal OCP threshold voltage (see Section 9.11).

#### 9.7. Random Switching Function

The IC modulates its switching frequency randomly by superposing the modulating frequency on  $f_{OSC(AVG)}$  in normal operation. This function reduces the conduction noise compared to others without this function, and simplifies noise filtering of the input lines of power supply.

#### 9.8. Step Drive Control

Figure 9-10 shows a flyback control circuit. The both end of secondary rectification diode (D51) is generated surge voltage when a power MOSFET turns on. Thus,  $V_{RM}$  of D51 should be set in consideration of the surge.

The IC optimally controls the gate drive of the internal power MOSFET (Step drive control) depending on the load condition. The step drive control reduces the surge voltage of D51 when the power MOSFET turns on (See Figure 9-11). Since  $V_{RM}$  of D51 can be set to lower value than usual, the price reduction and the increasing circuit efficiency are achieved by using a diode of low  $V_{F}$ .




Figure 9-10 Flyback control circuit




Figure 9-11 I<sub>D</sub> and V<sub>D51</sub> waveforms

#### 9.9. Operation Mode

As shown in Figure 9-12, when the output power is decreasing, together with the decrease of the drain current  $I_D$  of the internal power MOSFET, the operation mode is automatically changed to the fixed switching frequency mode (100 kHz), to the Green mode controlled the switching frequency (25 kHz to 100 kHz), and to the burst oscillation mode controlled by an internal oscillator. In the Green mode, the number of switching is reduced. In the burst oscillation mode, the switching operation is stopped during a constant period. Thus, the switching loss is reduced, and the power efficiency is improved.

When the output load becomes lower, FB/OLP pin voltage decreases. When FB/OLP pin voltage decreases to  $V_{FB(FDS)} = 3.60$  V or less, the green mode is activated and the oscillation frequency starts decreasing. When FB/OLP pin voltage becomes  $V_{FB(FDE)} = 3.10$  V, the oscillation frequency stops decreasing. At this point, the oscillation frequency becomes  $f_{OSC(MIN)} = 25$  kHz.

When FB/OLP pin voltage further decreases and becomes the standby operation point, the burst oscillation mode is activated. As shown in Figure 9-13, the burst oscillation mode consists of switching period and non-switching period. The oscillation frequency during switching period is the Minimum Frequency,  $f_{OSC(MIN)} = 25$  kHz.

Generally, to improve efficiency under light load conditions, the frequency of the burst mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst mode, audible noises can be reduced.

The OCP detection usually has some detection delay time. The higher the AC input voltage is, the steeper the slope of  $I_D$  is. Thus, the peak drain current at the burst oscillation mode becomes high at a high AC input voltage.

It is necessary to consider that the burst frequency becomes low at a high AC input.

If the VCC pin voltage decreases to  $V_{CC(BIAS)} = 9.6 V$  during the transition to the burst mode, the Bias Assist function is activated and stabilizes the standby mode,

because the Startup Current,  $I_{CC(ST)}$ , is provided to the VCC pin so that the VCC pin voltage does not decrease to  $V_{CC(OFF)}$ . However, if the Bias Assist function is always activated during steady-state operation including standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than  $V_{CC(BIAS)}$ , for example, by adjusting the turns ratio of the auxiliary winding and secondary-side winding and/or reducing the value of R2 (see Section 10.1).




Figure 9-12 Relationship between Po and fosc




Figure 9-13 Switching waveform at burst oscillation

#### 9.10. Brown-In and Brown-Out Function

This function stops switching operation when it detects low input line voltage, and thus prevents excessive input current and overheating.

This function turns on and off switching operation according to the BR pin voltage detecting the AC input voltage. When BR pin voltage becomes more than  $V_{BR(DIS)} = 0.6 \text{ V}$ , this function is activated.

Figure 9-14 shows waveforms of the BR pin voltage and the drain currnet.

Even if the IC is in the operating state that the VCC pin voltage is  $V_{CC(OFF)}$  or more, when the AC input voltage decreases from steady-state and the BR pin voltage falls to  $V_{BR(OUT)} = 4.80$  V or less for the OLP Delay Time,  $t_{OLP} = 75$  ms, the IC stops switching operation.

When the AC input voltage increases and the BR pin voltage reaches  $V_{BR(IN)} = 5.60$  V or more in the operating state that the VCC pin voltage is  $V_{CC(OFF)}$  or more, the IC starts switching operation.

When the Brown-In and Brown-Out Function is unnecessary, connect the BR pin trace to the GND pin trace so that the BR pin voltage is  $V_{BR(DIS)}$  or less.




Figure 9-14 BR pin voltage and drain current waveforms

There are two types of detection method as follows:

#### 9.10.1. DC Line Detection

Figure 9-15 shows BR pin peripheral circuit of DC line detection. There is a ripple voltage on C1 occurring at a half period of AC cycle. In order to detect each peak of the ripple voltage, the time constant of  $R_C$  and C4 should be shorter than a half period of AC cycle.

Since the cycle of the ripple voltage is shorter than  $t_{OLP}$ , the switching operation does not stop when only the bottom part of the ripple voltage becomes lower than  $V_{BR(OUT)}$ .

Thus it minimizes the influence of load conditions on the voltage detection.




Figure 9-15 DC line detection

<< The components around BR pin >>

- RA and RB are a few megohms. Because of high voltage applied and high resistance, it is recommended to select a resistor designed against electromigration or use a combination of resistors in series for that to reduce each applied voltage, according to the requirement of the application.
- RC is a few hundred kilohms
- C4 is 470 pF to 2200 pF for high frequency noise reduction

Neglecting the effect of both input resistance and forward voltage of rectifier diode, the reference value of C1 voltage when Brown-In and Brown-Out Function is activated is calculated as follows:

$$V_{DC(OP)} = V_{BR(TH)} \times \left(1 + \frac{R_A + R_B}{R_C}\right)$$
(3)

where,

V<sub>DC(OP)</sub>: C1 voltage when Brown-In and Brown-Out Function is activated

V<sub>BR(TH)</sub>: Any one of threshold voltage of BR pin (see Table 9-1)

Table 9-1	BR pin threshold	voltage
-----------	------------------	---------

Parameter	Symbol	Value (Typ.)	
Brown-In Threshold Voltage	V <sub>BR(IN)</sub>	5.60 V	
Brown-Out Threshold Voltage	V <sub>BR(OUT)</sub>	4.80 V	

 $V_{DC(OP)}$  can be expressed as the effective value of AC input voltage using Equation (4).

$$V_{AC(OP)RMS} = \frac{1}{\sqrt{2}} \times V_{DC(OP)}$$
(4)

 $R_A$ ,  $R_B$ ,  $R_C$  and C4 should be selected based on actual operation in the application.

#### 9.10.2. AC Line Detection

Figure 9-16 shows BR pin peripheral circuit of AC line detection. In order to detect the AC input voltage (after half-wave rectification), the time constant of  $R_C$  and C4 should be longer than the period of AC cycle. Thus the response of BR pin detection becomes slow compared with the DC line detection. This method detects the AC input voltage, and thus it minimizes the influence from load conditions. Also, this method is free of influence from C1 charging and discharging time.




Figure 9-16 AC line detection (after half-wave rectification)

<< The components around BR pin >>

- RA and RB are a few megohms. Because of high voltage applied and high resistance, it is recommended to select a resistor designed against electromigration or use a combination of resistors in series for that to reduce each applied voltage, according to the requirement of the application.
- RC is a few hundred kilohms
- RS must be adjusted so that the BR pin voltage is more than VBR(DIS) = 0.6 V when the VCC pin voltage is VCC(OFF) = 8.5 V
- C4 is 0.22  $\mu$ F to 1  $\mu$ F for averaging AC input voltage and high frequency noise reduction

Neglecting the effect of input resistance is zero, the reference effective value of AC input voltage when Brown-In and Brown-Out Function is activated is calculated as follows:

$$V_{AC(OP)RMS} = \frac{\pi}{\sqrt{2}} \times V_{BR(TH)} \times \left(1 + \frac{R_A + R_B}{R_C}\right)$$
(5)

where,

SANKEN ELECTRIC CO., LTD.

http://www.sanken-ele.co.jp/en/

- V<sub>AC(OP)RMS</sub>: The effective value of AC input voltage when Brown-In and Brown-Out Function is activated
- $V_{BR(TH)}$ : Any one of threshold voltage of BR pin (see Table 9-1)

 $R_A$ ,  $R_B$ ,  $R_C$  and C4 should be selected based on actual operation in the application.

#### 9.11. Overcurrent Protection (OCP)

#### 9.11.1. Overcurrent Protection Operation

Overcurrent Protection (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when the current level reaches to OCP threshold voltage.

During Leading Edge Blanking Time, the OCP threshold voltage becomes  $V_{OCP(LEB)} = 1.69$  V which is higher than the normal OCP threshold voltage as shown in Figure 9-17. Changing to this threshold voltage prevents the IC from responding to the surge voltage in turning-on the power MOSFET. This function operates as protection at the condition such as output windings shorted or unusual withstand voltage of secondary-side rectifier diodes.

When power MOSFET turns on, the surge voltage width of S/OCP pin should be less than  $t_{BW}$ , as shown in Figure 9-17. In order to prevent surge voltage, pay extra attention to  $R_{OCP}$  trace layout (see Section 10.2).

In addition, if a C (RC) damper snubber of Figure 9-18 is used, reduce the capacitor value of damper

snubber.




Figure 9-17 S/OCP pin voltage




Figure 9-18 Damper snubber

#### 9.11.2. Input Compensation Function

ICs with PWM control usually have some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the detection voltage of actual drain peak current is, compared to  $V_{\rm OCP}$ . Thus, the peak current has some variation depending on the AC input voltage in OCP state.

In order to reduce the variation of peak current in OCP state, the IC incorporates a built-in Input Compensation Function.

The Input Compensation Function is the function of correction of OCP threshold voltage depending with AC input voltage, as shown in Figure 9-19.

When AC input voltage is low (ON Duty is broad), the OCP threshold voltage is controlled to become high. The difference of peak drain current become small compared with the case where the AC input voltage is high (ON Duty is narrow).

The compensation signal depends on ON Duty. The relation between the ON Duty and the OCP threshold voltage after compensation  $V_{OCP}'$  is expressed as Equation (6). When ON Duty is broader than 36 %, the  $V_{OCP}'$  becomes a constant value  $V_{OCP(H)} = 0.888$  V

 $V_{OCP}' = V_{OCP(L)} + DPC \times ONTime$ 

$$= V_{OCP(L)} + DPC \times \frac{ONDuty}{f_{OSC(AVG)}}$$
(6)

where,

 $\label{eq:VoCP(L)} \begin{array}{l} \text{OCP Threshold Voltage at Zero ON Duty} \\ \text{DPC :OCP Compensation Coefficient} \\ \text{ONTime :On-time of power MOSFET} \\ \text{ONDuty :On duty of power MOSFET} \\ \text{f}_{\text{OSC(AVG)}} : \text{Average PWM Switching Frequency} \end{array}$ 




Figure 9-19 Relationship between ON Duty and Drain Current Limit after compensation

### 9.12. Overload Protection (OLP)

Figure 9-20 shows the FB/OLP pin peripheral circuit, and Figure 9-21 shows each waveform for OLP operation.

When the peak drain current of  $I_D$  is limited by OCP operation, the output voltage,  $V_{OUT}$ , decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current,  $I_{FB}$ , charges C3 connected to the FB/OLP pin and the FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to  $V_{FB(OLP)} = 7.3$  V or more for the OLP delay time,  $t_{OLP} = 75$  ms or more, the OLP function is activated, the IC stops switching operation.

During OLP operation, the intermittent operation by VCC pin voltage repeats and reduces the stress of parts such as the power MOSFET and secondary side rectifier diode.

When the OLP function is activated, the IC stops switching operation, and the VCC pin voltage decreases.

During OLP operation, the Bias Assist Function is disabled. When the VCC pin voltage decreases to  $V_{CC(OFF)SKP}$  (about 9 V), the startup current flows, and the VCC pin voltage increases. When the VCC pin

voltage increases to  $V_{CC(ON)}$ , the IC starts operation, and the circuit current increases. After that, the VCC pin voltage decreases. When the VCC pin voltage decreases to  $V_{CC(OFF)} = 8.5$  V, the control circuit stops operation.

Skipping the UVLO operation of  $V_{CC(OFF)}$  (see Section 9.2), the intermittent operation makes the non-switching interval longer and restricts the temperature rise of the power MOSFET.

When the abnormal condition is removed, the IC returns to normal operation automatically.




Figure 9-20 FB/OLP pin peripheral circuit




Figure 9-21 OLP operational waveforms

### 9.13. Overvoltage Protection (OVP)

When a voltage between VCC pin and GND terminal increases to  $V_{\rm CC(OVP)}=29.1$  V or more, Overvoltage Protection (OVP) is activated and the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{\rm CC(BIAS)},$  the bias assist function is activated and VCC pin voltage is kept to over the  $V_{\rm CC(OFF)}.$ 

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ .

When the VCC pin voltage is provided by using auxiliary winding of transformer, the overvoltage conditions such as output voltage detection circuit open can be detected because the VCC pin voltage is proportional to output voltage. The approximate value of output voltage  $V_{OUT(OVP)}$  in OVP condition is calculated by using Equation (7).

$$V_{OUT(OVP)} = \frac{V_{OUT(NORMAL)}}{V_{CC(NORMAL)}} \times 29.1 \text{ (V)}$$
(7)

where,

 $V_{OUT(NORMAL)}$ : Output voltage in normal operation  $V_{CC(NORMAL)}$ : VCC pin voltage in normal operation

#### 9.14. Thermal Shutdown (TSD)

When the temperature of control circuit increases to  $T_{j(TSD)} = 145$  °C or more, Thermal Shutdown (TSD) is activated, and the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the bias assist function is activated and VCC pin voltage is kept to over the  $V_{CC(OFF)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ .

### 10. Design Notes

#### **10.1. External Components**

Take care to use properly rated, including derating as necessary and proper type of components.




Figure 10-1 The IC peripheral circuit

### 10.1.1. Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

### 10.1.2. S/OCP Pin Peripheral Circuit

In Figure 10-1,  $R_{OCP}$  is the resistor for the current detection. A high frequency switching current flows to ROCP, and may cause poor operation if a high inductance resistor is used. Choose a low inductance and high surge-tolerant type.

### 10.1.3. BR Pin peripheral circuit

Because  $R_A$  and  $R_B$  (see Figure 10-1) are applied high voltage and are high resistance, the following should be considered according to the requirement of the application:

- Select a resistor designed against electromigration, or
- Use a combination of resistors in series for that to reduce each applied voltage

See the section 9.10 about the AC input voltage detection function and the components around BR pin.

### 10.1.4. FB/OLP Pin Peripheral Circuit

C3 is for high frequency noise reduction and phase compensation, and should be connected close to these pins. The value of C3 is recommended to be about 2200 pF to 0.01  $\mu$ F, and should be selected based on actual operation in the application.

### 10.1.5. VCC Pin Peripheral Circuit

The value of C2 is generally recommended to be 10  $\mu$ F to 47  $\mu$ F (see Section 9.1 Startup Operation, because the startup time is determined by the value of C2).

In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current, IOUT (see Figure 10-2), and the Overvoltage Protection (OVP) on the VCC pin may be activated. This happens because C2 is charged to a peak voltage on the auxiliary winding D, which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off.

For alleviating C2 peak charging, it is effective to add some value R2, of several tenths of ohms to several ohms, in series with D2 (see Figure 10-1). The optimal value of R2 should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design<sub> $\circ$ </sub>




Figure 10-2 Variation of VCC pin voltage and power

### 10.1.6. Snubber Circuit

If the surge voltage of  $V_{DS}$  is large, the circuit should be added as follows (see Figure 10-1);

- A clamp snubber circuit of a capacitor-resistor- diode (CRD) combination should be added on the primary winding P.
- A damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/GND pin. When the damper snubber circuit is added, this components should be connected near D/ST pin and S/OCP pin.

### 10.1.7. Phase Compensation

A typical phase compensation circuit with a secondary shunt regulator (U51) is shown in Figure 10-3.

C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around  $0.047\mu F$  to  $0.47\mu F$  and  $4.7~k\Omega$  to  $470~k\Omega$ , respectively. They should be selected based on actual operation in the application.




Figure 10-3 Peripheral circuit around secondary shunt regulator (U51)

#### 10.1.8. Transformer

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration.

Choose a suitable wire gauge in consideration of the RMS current and a current density of 4 to  $6 \text{ A/mm}^2$ .

If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- Increase the number of wires in parallel.
- Use litz wires.
- Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.

- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.


When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage Protection (OVP) may be activated. In transformer design, the following should be considered;

- The coupling of the winding P and the secondary output winding S should be maximized to reduce the leakage inductance.
- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3...) should be maximized to improve the line-regulation of those outputs.

Figure 10-4 shows the winding structural examples of two outputs.

- Winding structural example (a): S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2. D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.
- Winding structural example (b) P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2. D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the line-regulation of outputs.






Figure 10-4 Winding structural examples

### **10.2. PCB Trace Layout and Component** Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace.

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 10-5 shows the circuit design example.

(1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about 0.1  $\mu$ F and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

### (2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point grounding of point A in Figure 10-5 as close to the  $R_{OCP}$  pin as possible.

#### (3) VCC Trace Layout

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor  $C_f$  (about 0.1  $\mu$ F to 1.0  $\mu$ F) close to the VCC pin and the GND pin is recommended.

(4) R<sub>OCP</sub> Trace Layout

 $R_{OCP}$  should be placed as close as possible to the S/OCP pin. The connection between the power ground of the main trace and the IC ground should be at a single point ground (point A in Figure 10-5) which is close to the base of  $R_{OCP}$ .

(5) Peripheral components of the IC

The components for control connected to the IC should be placed as close as possible to the IC, and should be connected as short as possible to the each pin.

(6) Secondary Rectifier Smoothing Circuit Trace Layout This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

(7) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of  $R_{DS(ON)}$ , consider it in thermal design. Since the copper area under the IC and the D/ST pin trace act as a heatsink, its traces should be as wide as possible.




Figure 10-5 Peripheral circuit example around the IC

# 11. Pattern Layout Example

The following show the PCB pattern layout example and the schematic of circuit using STR6A100HZ series.




Figure 11-1 PCB circuit trace layout example




Figure 11-2 Circuit schematic for PCB circuit trace layout

# 12. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

• Circuit schematic

使用 IC	STR6A163HZ
入力電圧	AC85V~AC265V
最大出力電力	21 W
出力電圧	14 V
出力電流	1.5 A (max.)

• Circuit schematic

See Figure 11-2.

### • Transformer specification


- Primary inductance,  $L_P$  : 700  $\mu$ H
- Core sizeAl-value


: EI-22

:  $231 \text{ nH/N}^2$  (Center gap of about 0.23 mm)

Winding specification

8 - F	inding specification							
Winding	Symbol	Number of turns (T)	Wire diameter(mm)	Construction				
Primary winding 1	P1	30	2UEW-φ0.23	Single-layer, solenoid winding				
Primary winding 2	P2	25	2UEW-φ0.23	Single-layer, solenoid winding				
Auxiliary winding	D	10	2UEW-φ0.23	Space winding				
Output winding 1	S1	9	TEX- $\varphi$ 0.0.26 × 2	Single-layer, solenoid winding				
Output winding 2	<b>S</b> 2	9	TEX- $\varphi$ 0.0.26 × 2	Single-layer, solenoid winding				





Cross-section view

• Start at this pin

• DII	l of materials		Recommended	1			Recommended
Symbol	Part type	Ratings <sup>(1)</sup>	Sanken Parts	Symbol	Part type	Ratings <sup>(1)</sup>	Sanken Parts
BR1	Diode bridge	600 V, 1 A		L1 <sup>(2)</sup>	CM inductor	10 mH	
C1 <sup>(2)</sup>	Film, X2	0.1 μF, 275 V		PC1	Photo-coupler	PC123 相当	
C2	Electrolytic	82 µF, 400 V		R1 <sup>(3)</sup>	Metal oxide	470 kΩ, 1 W	
C3	Electrolytic	Open		R2	General	4.7 Ω	
C4	Ceramic	1000 pF, 630 V		R3	General	1 Ω, 1 W	
C5	Ceramic	1000 pF		R4 <sup>(3)</sup>	General	2.2 ΜΩ	
C6 <sup>(2)</sup>	Ceramic	0.01 µF		R5 <sup>(3)</sup>	General	2.2 ΜΩ	
C7	Electrolytic	22 µF, 50 V		R6 <sup>(3)</sup>	General	Short	
C8 <sup>(2)</sup>	Ceramic	Open		R7 <sup>(3)</sup>	General	330 kΩ	
C9 <sup>(2)</sup>	Ceramic	Open		R51	General	2.2 kΩ	
C10	Ceramic, Y1	2200 pF, 250 VAC		R52	General	1.5 kΩ	
C51	Electrolytic	1000 μF, 25V		R53 <sup>(2)</sup>	General	10 kΩ	
C52	Ceramic	0.22 μF, 50V		R54	General, 1%	6.8 kΩ	
C53	Electrolytic	Open		R55	General, 1%	39 kΩ	
C54	Ceramic	Open		R56	General, 1%	10 kΩ	
D1	Fast recovery	1000V, 0.5A	EG01C	T1	Transformer	See the specification	
D2	Fast recovery	200 V, 1 A	AL01Z	U1	IC	—	STR6A163HZ
D51	Schottky	100 V, 10 A	FMEN-210A	U2	Shunt regulator	V <sub>REF</sub> =2.5V TL431or equiv	
F1	Fuse	AC250V, 2 A					

#### Dill of r notorial

<sup>(1)</sup> Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less. <sup>(2)</sup> It is necessary to be adjusted based on actual operation in the application.

<sup>(3)</sup> Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

# **IMPORTANT NOTES**

- All data, illustrations, graphs, tables and any other information included in this document as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. All contents in this document are subject to any change without notice due to improvement, etc. Please make sure that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. If considering use of the Sanken Products for any applications that require higher reliability (transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products. Any use of the Sanken Products without the prior written consent of Sanken in any applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.
- In the event of using the Sanken Products by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate or derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- No contents in this document can be transcribed or copied without Sanken's prior written consent.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products and Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the foregoing.
- All technical information described in this document (the "Technical Information") is presented for the sole purpose of reference of use of the Sanken Products and no license, express, implied or otherwise, is granted hereby under any intellectual property rights or any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, as to the quality of the Sanken Products (including the merchantability, or fitness for a particular purpose or a special environment thereof), and any information contained in this document (including its accuracy, usefulness, or reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Technical Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Technical Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the contents included herein.
- Please refer to the relevant specification documents in relation to particular precautions when using the Sanken Products, and refer to our official website in relation to general instructions and directions for using the Sanken Products.