

QUAD MULTIPLEXER/LATCH

SY100S355

FEATURES

- Max. propagation delay of 1100ps
- Max. enable to output delay of 1400ps
- IEE min. of –80mA
- Industry standard 100K ECL levels
- Extended supply voltage option: VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75kΩ input pull-down resistors
- 50% faster than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 28-pin PLCC package

DESCRIPTION

The SY100S355 offers four transparent latches with differential outputs and is designed for use in highperformance ECL systems. The Select inputs ($\overline{S}0$, S1) select one of the two sources of input data (D0 or D1) to the latch. The Select inputs can also force the outputs to a logic LOW when the latch is in the transparent mode. The latches are in the transparent mode when both Enables ($\overline{E}1$, $\overline{E}2$) are at a logic LOW state. In the transparent mode, the Select inputs can pass an input logic HIGH from D0 or D1 to the output.

If the Select inputs are tied together, then input data from either D₀ or D₁ is always passed through. A rising edge on either Enable input will latch the outputs with the most recent data at the latch inputs being stored. The Master Reset (MR) input overrides all other inputs and takes the Q outputs to a logic LOW. The inputs on this device have $75k\Omega$ pull-down resistors.



BLOCK DIAGRAM

PACKAGE/ORDERING INFORMATION



Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY100S355JC	J28-1	Commercial	SY100S355JC	Sn-Pb
SY100S355JCTR ⁽¹⁾	J28-1	Commercial	SY100S355JC	Sn-Pb
SY100S355JZ ⁽²⁾	J28-1	Commercial	SY100S355JZ with Pb-Free bar-line indicator	Matte-Sn
SY100S355JZTR ^(1, 2)	J28-1	Commercial	SY100S355JZ with Pb-Free bar-line indicator	Matte-Sn

Notes:

1. Tape and Reel.

2. Pb-Free package is recommended for new designs.

28-Pin PLCC (J28-1)

PIN NAMES

Pin	Function
$\overline{E}_1 - \overline{E}_2$	Enable Inputs (Active LOW)
<u></u> <u> </u>	Select Inputs
MR	Master Reset
Dna — Dnd	Data Inputs
Qa — Qd	Data Outputs
$\overline{Q}_{a} - \overline{Q}_{d}$	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

TRUTH TABLE⁽¹⁾

Inputs							Outputs		
MR	Ē1	Ē2	S 1	ک 0	D1X	Dox	Qx	Qx	
Н	Х	Х	Х	Х	Х	Х	н	L	
L	L	L	н	Н	н	Х	L	Н	
L	L	L	н	Н	L	Х	Н	L	
L	L	L	L	L	Х	Н	L	Н	
L	L	L	L	L	Х	L	н	L	
L	L	L	L	Н	Х	Х	н	L	
L	L	L	н	L	Н	Х	L	Н	
L	L	L	Н	L	Х	Н	L	Н	
L	L	L	Н	L	L	L	н	L	
L	н	Х	Х	Х	Х	Х	Latc	hed	
L	X	Н	Х	Х	Х	Х	Latc	hed	

NOTE:

1. H = High Voltage Level

L = Low Voltage Level

X = Don't Care

DC ELECTRICAL CHARACTERISTICS

VEE = $-4.2V$ to $-5.5V$ unless otherwise specified; VCC = VCCA = GNI

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
Ін	Input HIGH Current				μA	VIN = VIH (Max.)
	<u>S</u> 0, S1	—	—	220		
	Ē1, Ē2	—	—	350		
	Dna, Dnd	—	—	340		
	MR	—	_	430		
IEE	Power Supply Current	-80	-57	-40	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

		TA =	TA = 0°C		TA = +25°C		TA = +85°C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
tplh tphl	Propagation Delay Dna – Dnd to Output (Transparent Mode)	300	1100	300	1100	300	1100	ps	
tplh tphl	Propagation Delay So, S1 to Output (Transparent Mode)	300	1400	300	1400	300	1400	ps	
tPLH tPHL	Propagation Delay E1, E2 to Output	300	1400	300	1400	300	1400	ps	
tPLH tPHL	Propagation Delay MR to Output	300	1100	300	1100	300	1100	ps	
ttlh tthl	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
ts	Set-up Time Dna – Dnd Sū, S1 MR (Release Time)	700 1200 1000		700 1200 1000		700 1200 1000		ps	
tH	Hold Time Dna – Dnd S0, S1	300 300	_	300 300	_	300 300	_	ps	
tpw (L)	Pulse Width LOW, E1, E2	1000		1000	—	1000	_	ps	
tpw (H)	Pulse Width HIGH, MR	1000	—	1000	—	1000	—	ps	

TIMING DIAGRAMS



Enable Timing



Reset Timing

TIMING DIAGRAMS



Data Set-up and Hold Times

Notes:

- 1. VEE = -4.2V to -5.5V unless otherwise specified; Vcc = VccA = GND
- 2. ts is the minimum time before the transition of the clock that information must be present at the data input.
- 3. tH is the minimum time after the transition of the clock that information must remain unchanged at the data input.

28-PIN PLCC (J28-1)



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTES:

- DIMENSIONS ARE IN INCHES [MM]. CONTROLLING DIMENSION: INCHES. 1.
- OMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.008 [0.203]. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. A
- <u>A</u>
- MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX/MIN 5.
- ◬ PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.



DETAIL "A"

Rev. A

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.