

Quad-Channel, Digital Isolators, Enhanced System-Level ESD Reliability

Enhanced Product

ADuM3400-EP/ADuM3401-EP/ADuM3402-EP

FEATURES

Enhanced system-level ESD performance per IEC 61000-4-x Low power operation

5 V operation

1.4 mA per channel maximum at 0 Mbps to 2 Mbps 4.3 mA per channel maximum at 10 Mbps

3.3 V operation

0.9 mA per channel maximum at 0 Mbps to 2 Mbps 2.4 mA per channel maximum at 10 Mbps

High common-mode transient immunity: >25 kV/µs

Safety and regulatory approvals

UL recognition: 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 V_{IORM} = 560 V peak

ENHANCED FEATURES

Supports defense and aerospace applications (AQEC standard) Military temperature range (-55°C to +125°C) Controlled manufacturing baseline One assembly/test site One fabrication site Enhanced product change notification Qualification data available on request

APPLICATIONS

General-purpose multichannel isolation SPI/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation

GENERAL DESCRIPTION

The ADuM3400-EP/ADuM3401-EP/ADuM3402-EP¹ are 4-channel digital isolators based on the Analog Devices, Inc., *i*Coupler* technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

The ADuM3400-EP/ADuM3401-EP/ADuM3402-EP isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 3.135 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier.

¹ Protected by US Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS



Figure 3. ADuM3402-EP Functional Block Diagram

The ADuM3400-EP/ADuM3401-EP/ADuM3402-EP isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

The ADuM3400-EP/ADuM3401-EP/ADuM3402-EP isolators contain various circuit and layout changes to provide increased capability relative to system-level IEC 61000-4-x testing (ESD/ burst/surge). The precise capability in these tests is determined by the design and layout of the user's board or module. For more information, see the AN-793 Application Note, ESD/Latch-Up Considerations with iCoupler Isolation Products.

Additional application and technical information can be found in the ADuM3400/ADuM3401/ADuM3402 data sheet.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015–2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features
Enhanced Features
Applications1
General Description1
Functional Block Diagrams1
Revision History
Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3.3 V Operation
Electrical Characteristics—Mixed 5 V/3.3 V or 3.3 V/5 V
Operation6
Package Characteristics9

REVISION HISTORY

5/2017—Rev. 0 to Rev. A
Change to Features Section 1
Changes to Regulatory Information Section and Table 5

7/2015—Revision 0: Initial Version

Regulatory Information	9
Insulation and Safety-Related Specifications	9
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation	
Characteristics	10
Recommended Operating Conditions	10
Absolute Maximum Ratings	11
ESD Caution	11
Pin Configurations and Function Descriptions	12
Typical Performance Characteristics	15
Outline Dimensions	17
Ordering Guide	17

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. 4.5 V \leq V_{DD1} \leq 5.5 V and 4.5 V \leq V_{DD2} \leq 5.5 V. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at T_A = 25°C, V_{DD1} = V_{DD2} = 5 V.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS	Jynnoon		אני	Max	Jint	Conditions/Comments
Input Supply Current per Channel, Quiescent	1		0.57	0.83	mΔ	
Output Supply Current per Channel, Quescent	I _{DDI (Q)}		0.29	0.85		
ADuM3400-EP, Total Supply Current ¹	I _{DDO (Q)}		0.29	0.55	шл	
DC to 2 Mbps						
V _{DD1} Supply Current			2.9	3.5	mA	DC to 1 MHz logic signal frequency
	I _{DD1 (Q)}		1.2	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current 10 Mbps	I _{DD2 (Q)}		1.2	1.9	IIIA	De to T MHZ logic signal frequency
•			9.0	11.6	m۸	5 MHz logic signal frequency
V _{DD1} Supply Current	I _{DD1 (10)}		9.0 3.0	5.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current ADuM3401-EP, Total Supply Current ¹	I _{DD2 (10)}		5.0	5.5	IIIA	5 MHZ logic signal nequency
,						
DC to 2 Mbps			25	2 2		DC to 1 MHz logic cignal frequency
V _{DD1} Supply Current	I _{DD1 (Q)}		2.5	3.2	mA mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (Q)		1.6	2.4	mA	DC to 1 MHz logic signal frequency
10 Mbps			7 4	10.0		
V _{DD1} Supply Current	DD1 (10)		7.4	10.6		5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		4.4	6.5	mA	5 MHz logic signal frequency
ADuM3402-EP, Total Supply Current ¹						
DC to 2 Mbps			2.0	2.0		
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (Q)} , I _{DD2 (Q)}		2.0	2.8	mA	DC to 1 MHz logic signal frequency
10 Mbps			6.0	7 6		
V_{DD1} or V_{DD2} Supply Current	I _{DD1 (10)} , I _{DD2 (10)}		6.0	7.5	mA	5 MHz logic signal frequency
For All Models		10				
Input Leakage per Channel	1,	-10	+0.01	+10	μΑ	$0 V \le V_{lx} \le V_{DDx}$
V _{Ex} Input Pull-Up Current	I _{PU}	-10	-3			$V_{Ex} = 0 V$
Tristate Leakage Current per Channel	l _{oz}	-10	+0.01	+10	μA	
Logic High Input Threshold	V _{IH} , V _{EH}	2.0			V	
Logic Low Input Threshold	V_{IL}, V_{EL}			0.8	V	
Logic High Output Voltages	V _{oah} , V _{obh}	(V _{DD1} or V _{DD2}) – 0.1	5.0		V	$I_{0x}^{2} = -20 \ \mu A, V_{1x} = V_{1xH}^{3}$
	V_{OCH}, V_{ODH}	(V _{DD1} or V _{DD2}) – 0.4	4.8		V	$I_{0x}^{2} = -4 \text{ mA}, V_{1x} = V_{1xH}^{3}$
Logic Low Output Voltages	V_{OAL}, V_{OBL}		0.0	0.1	v	$I_{0x}^{2} = 20 \ \mu A, V_{1x} = V_{1xL}^{4}$
	V _{OCL} , V _{ODL}		0.04	0.1	v	$I_{0x}^{2} = 400 \ \mu A, V_{1x} = V_{1xL}^{4}$
	000 000		0.2	0.4	v	$I_{0x}^{2} = 4 \text{ mA}, V_{1x} = V_{1xL}^{4}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width	PW			100	ns	$C_{\mu} = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		10			Mbps	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	t _{PHL} , t _{PLH}	20	32	50	ns .	$C_1 = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			3	ns	$C_1 = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_1 = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t _{PSK}			15	ns	$C_1 = 15 \text{ pF}$, CMOS signal levels
Channel to Channel Matching	FJK					
Codirectional Channels	t _{PSKCD}			3	ns	$C_1 = 15 \text{ pF}$, CMOS signal levels
Opposing Directional Channels	t _{PSKOD}			6	ns	$C_1 = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
For All Models						
Output Propagation Delay						
Disable (High/Low to High Impedance)	t _{PHZ} , t _{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Enable (High Impedance to High/Low)	t _{PZH} , t _{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity						
Logic High Output⁵	CM _H	25	35		kV∕µs	$V_{lx} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Logic Low Output ⁵	CM _L	25	35		kV∕µs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f _r		1.2		Mbps	-
Dynamic Supply Current per Channel ⁶					-	
Input	I _{DDI (D)}		0.20		mA/Mbps	
Output	I _{DDO (D)}		0.05		mA/Mbps	

¹ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM3400-EP/ADuM3401-EP/ADuM3402-EP channel configurations. ² I_{Ox} is the Channel x output current, where x = A, B, C, or D.

 ${}^{3}V_{lxH}$ is the input side logic high.

 $^{4}V_{ixi}$ is the input side logic light.

 5 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining the output voltage (V_{OUT}) > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁶ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions.

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All voltages are relative to their respective ground. $3.135 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$ and $3.135 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}$, $\text{V}_{\text{DD1}} = \text{V}_{\text{DD2}} = 3.3 \text{ V}$.

Table 2.							
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments	
DC SPECIFICATIONS							
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}		0.31	0.49	mA		
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}		0.19	0.27	mA		
ADuM3400-EP, Total Supply Current ¹							
DC to 2 Mbps							
V _{DD1} Supply Current	I _{DD1 (Q)}		1.6	2.1	mA	DC to 1 MHz logic signal frequency	
V _{DD2} Supply Current	I _{DD2 (Q)}		0.7	1.2	mA	DC to 1 MHz logic signal frequency	
10 Mbps							
V _{DD1} Supply Current	I _{DD1 (10)}		4.8	7.1	mA	5 MHz logic signal frequency	
V _{DD2} Supply Current	I _{DD2 (10)}		1.8	2.3	mA	5 MHz logic signal frequency	
ADuM3401-EP, Total Supply Current ¹							
DC to 2 Mbps							
V _{DD1} Supply Current	I _{DD1 (Q)}		1.4	1.9	mA	DC to 1 MHz logic signal frequency	
V _{DD2} Supply Current	I _{DD2 (Q)}		0.9	1.5	mA	DC to 1 MHz logic signal frequency	
10 Mbps							
V _{DD1} Supply Current	I _{DD1 (10)}		4.1	5.6	mA	5 MHz logic signal frequency	
V _{DD2} Supply Current	I _{DD2 (10)}		2.5	3.3	mA	5 MHz logic signal frequency	
ADuM3402-EP, Total Supply Current ¹							
DC to 2 Mbps							
V_{DD1} or V_{DD2} Supply Current	I _{DD1 (Q)} , I _{DD2 (Q})	1.2	1.7	mA	DC to 1 MHz logic signal frequency	
10 Mbps							
V_{DD1} or V_{DD2} Supply Current	I _{DD1 (10)} , I _{DD2 (10})	3.3	4.4	mA	5 MHz logic signal frequency	

Enhanced Product

ADuM3400-EP/ADuM3401-EP/ADuM3402-EP

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
For All Models			, i			
Input Leakage per Channel	I,	-10	+0.01	+10	μΑ	$0 V \leq V_{lx} \leq V_{DDx}$
V _{Ex} Input Pull-Up Current	I _{PU}	-10	-3			$V_{Ex} = 0 V$
Tristate Leakage Current per Channel	l _{oz}	-10	+0.01	+10	μΑ	
Logic High Input Threshold	V_{IH}, V_{EH}	1.6			V	
Logic Low Input Threshold	V_{IL}, V_{EL}			0.4	V	
Logic High Output Voltages	V_{OAH}, V_{OBH}	(V _{DD1} or V _{DD2}) – 0.1	3.3		V	$I_{0x}^{2} = -20 \ \mu A, V_{1x} = V_{1xH}^{3}$
	V_{OCH}, V_{ODH}	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	2.8		V	$I_{0x}^{2} = -4 \text{ mA}, V_{1x} = V_{1xH}^{3}$
Logic Low Output Voltages	V_{OAL}, V_{OBL}		0.0	0.1	V	$I_{0x}^{2} = 20 \ \mu A, V_{1x} = V_{1xL}^{4}$
	V_{OCL}, V_{ODL}		0.04	0.1	V	$I_{0x}^{2} = 400 \ \mu A, V_{1x} = V_{1xL}^{4}$
			0.2	0.4	V	$I_{0x}^{2} = 4 \text{ mA}, V_{1x} = V_{1xL}^{4}$
SWITCHING SPECIFICATIONS						
Minimum Pulse Width	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	t _{PHL} , t _{PLH}	20	38	50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{_{PLH}} - t_{_{PHL}} $	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel to Channel Matching						
Codirectional Channels	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Opposing Directional Channels	t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Propagation Delay						
Disable (High/Low to High Impedance)	t_{PHZ} , t_{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Enable (High Impedance to High/Low)	t_{PZH}, t_{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity ⁵						
Logic High Output	CM _H	25	35		kV/µs	$V_{ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Logic Low Output	CM _L	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f _r		1.1		Mbps	
Dynamic Supply Current per Channel ⁶						
Input	I _{DDI (D)}		0.10		mA/Mbps	
Output	I _{DDO (D)}		0.03		mA/Mbps	

¹ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM3400-EP/ADuM3401-EP/ADuM3402-EP channel configurations. ² I_{ox} is the Channel x output current, where x = A, B, C, or D. ³ V_{kH} is the input side logic high.

 ${}^{4}V_{lxL}$ is the input side logic low.

 5 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁶ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OR 3.3 V/5 V OPERATION

All voltages are relative to their respective ground. For 5 V/3.3 V operation, $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$ and $3.135 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$, and for 3.3 V/5 V operation, $3.135 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$ and $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}$; $\text{V}_{\text{DD1}} = 3.3 \text{ V}$, $\text{V}_{\text{DD2}} = 5 \text{ V}$ or $\text{V}_{\text{DD1}} = 5 \text{ V}$, $\text{V}_{\text{DD2}} = 3.3 \text{ V}$. **Table 3**

Table 3.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}					
5 V/3.3 V Operation			0.57	0.83	mA	
3.3 V/5 V Operation			0.31	0.49	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}					
5 V/3.3 V Operation	(-)		0.29	0.27	mA	
3.3 V/5 V Operation			0.19	0.35	mA	
ADuM3400-EP, Total Supply Current ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3.3 V Operation	001(0)		2.9	3.5	mA	DC to 1 MHz logic signal frequency
3.3 V/5 V Operation			1.6	2.1	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3.3 V Operation	002 (Q)		0.7	1.2	mA	DC to 1 MHz logic signal frequency
3.3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal frequency
10 Mbps						5 5 1 7
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3.3 V Operation	DD1 (10)		9.0	11.6	mA	5 MHz logic signal frequency
3.3 V/5 V Operation			4.8	7.1	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3.3 V Operation	DD2 (10)		1.8	2.3	mA	5 MHz logic signal frequency
3.3 V/5 V Operation			3.0	5.5	mA	5 MHz logic signal frequency
ADuM3401-EP, Total Supply Current ¹						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3.3 V Operation	-DD1 (Q)		2.5	3.2	mA	DC to 1 MHz logic signal frequency
3.3 V/5 V Operation			1.4	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3.3 V Operation	DD2 (Q)		0.9	1.5	mA	DC to 1 MHz logic signal frequency
3.3 V/5 V Operation			1.6	2.4	mA	DC to 1 MHz logic signal frequency
10 Mbps						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3.3 V Operation	·DD1 (10)		7.4	10.6	mA	5 MHz logic signal frequency
3.3 V/5 V Operation			4.1	5.6	mA	5 MHz logic signal frequency
V _{DD2} Supply Current				010		o
5 V/3.3 V Operation	I _{DD2 (10)}		2.5	3.3	mA	5 MHz logic signal frequency
3.3 V/5 V Operation			4.4	6.5	mA	5 MHz logic signal frequency
ADuM3402-EP, Total Supply Current ¹				0.5		
DC to 2 Mbps						
V _{DD1} Supply Current	1					
5 V/3.3 V Operation	I _{DD1 (Q)}		2.0	2.8	mA	DC to 1 MHz logic signal frequency
3.3 V/5 V Operation			1.2	1.7	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	h .		1.2	1.7		
5 V/3.3 V Operation	DD2 (Q)		1.2	1.7	mA	DC to 1 MHz logic signal frequency
3.3 V/5 V Operation			2.0	2.8	mA	DC to 1 MHz logic signal frequency
	L	L	2.0	2.0		

Enhanced Product

ADuM3400-EP/ADuM3401-EP/ADuM3402-EP

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions/Comments
10 Mbps						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3.3 V Operation	001(10)		6.0	7.5	mA	5 MHz logic signal frequency
3.3 V/5 V Operation			3.3	4.4	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3.3 V Operation	·DD2 (10)		3.3	4.4	mA	5 MHz logic signal frequency
3.3 V/5 V Operation			6.0	7.5	mA	5 MHz logic signal frequency
For All Models			0.0	7.5		s miliz logic signal frequency
Input Leakage per Channel	1	-10	+0.01	+10	μA	$0 V \leq V_{lx} \leq V_{DDx}$
V _{Fx} Input Pull-Up Current	1	-10	-3	110	μ	$V_{F_x} = 0 V$
Tristate Leakage Current per Channel	I _{PU}	-10	+0.01	+10	μA	V _{Ex} = 0 V
Logic High Input Threshold	I _{oz} V _{IH} , V _{EH}	-10	+0.01	+10	μΛ	
5 V/3.3 V Operation	VIH, VEH	2.0			v	
3.3 V/5 V Operation		1.6			v	
Logic Low Input Threshold	V V	1.0			v	
	V_{IL}, V_{EL}			0.0	V	
5 V/3.3 V Operation 3.3 V/5 V Operation				0.8 0.4	V	
•	., .,			0.4	V	2 20 4 14 14 3
Logic High Output Voltages	V _{OAH} , V _{OBH}	(V _{DD1} or V _{DD2}) – 0.1	$(V_{DD1} \text{ or } V_{DD2})$		V	$I_{0x}^{2} = -20 \ \mu A, V_{1x} = V_{1xH}^{3}$
					v	$I_{0x}^{2} = -4 \text{ mA}, V_{1x} = V_{1xH}^{3}$
	V _{OCH} , V _{ODH}	$(v_{DD1} \text{ or } v_{DD2}) =$	(V _{DD1} or V _{DD2}) – 0.2		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL}	0.4	0.2	0.1	v	$I_{0x}^{2} = 20 \ \mu A, V_{1x} = V_{1xL}^{4}$
Logic Low Output voltages			0.04	0.1	v	$I_{Ox}^{2} = 20 \mu\text{A}, V_{1x} = V_{1xL}^{4}$ $I_{Ox}^{2} = 400 \mu\text{A}, V_{1x} = V_{1xL}^{4}$
	V_{OCL}, V_{ODL}		0.2	0.1	v	$I_{Ox}^{2} = 4 \text{ mA}, V_{1x} = V_{1xL}^{4}$
SWITCHING SPECIFICATIONS			0.2	0.4	v	$\mathbf{v}_{\text{Ox}} = 4 \text{ mA}, \mathbf{v}_{\text{Ix}} = \mathbf{v}_{\text{IxL}}$
Minimum Pulse Width	PW			100	n c	C = 15 pF CMOS signal lovels
	FVV	10		100	ns Mhac	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate		10	25	50	Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay	t _{PHL} , t _{PLH}	15	35	50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD		_	3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel to Channel Matching				_		
Codirectional Channels	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Opposing Directional Channels	t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Propagation Delay						
Disable (High/Low-to-High Impedance)	t _{PHZ} , t _{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Enable (High Impedance-to-High/Low)	t_{PZH}, t_{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _f					$C_L = 15 \text{ pF}$, CMOS signal levels
5 V/3.3 V Operation			3.0		ns	
3.3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity						
Logic High Output ⁵	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}/V_{DD2'} V_{CM} = 1000 V,$ transient magnitude = 800 V
Logic Low Output ⁵	CM _L	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f _r					
5 V/3.3 V Operation	'		1.2		Mbps	
3.3 V/5 V Operation			1.1		Mbps	
510 1/0 1 0 per allori						

rameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Dynamic Supply Current per Channel ⁶	I _{DDI (D)}					
Input						
5 V/3.3 V Operation			0.20		mA/Mbps	
3.3 V/5 V Operation			0.10		mA/Mbps	
Output	I _{DDO (D)}					
5 V/3.3 V Operation			0.03		mA/Mbps	
3.3 V/5 V Operation			0.05		mA/Mbps	

¹ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM3400-EP/ADuM3401-EP/ADuM3402-EP channel configurations.

 2 I_{ox} is the Channel x output current, where x = A, B, C, or D.

 ${}^{3}V_{lxH}$ is the input side logic high.

 V_{kH} is the input side logic flight. 4 V_{kL} is the input side logic low. 5 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V_{OUT} < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁶ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions.

PACKAGE CHARACTERISTICS

Table 4.

	1					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	R _{IO}		10 ¹²		Ω	
Capacitance (Input to Output) ¹	C _{IO}		2.2		рF	f = 1 MHz
Input Capacitance ²	C _I		4.0		pF	
IC Junction to Case Thermal Resistance						
Side 1	θ _{JCI}		33		°C/W	Thermocouple located at center of package underside
Side 2	θ _{ιco}		28		°C/W	Thermocouple located at center of package underside

¹ Device considered a 2-terminal device; Pin 1 to Pin 8 are shorted together, and Pin 9 to Pin 16 are shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM3400-EP/ADuM3401-EP/ADuM3402-EP are approved by the organizations listed in Table 5.

Table 5.									
UL	CSA	VDE							
Recognized under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ²							
Single Protection, 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 780 V rms (1103 V peak) maximum working voltage	Reinforced insulation, 560 V peak							
	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 390 V rms (551 V peak) maximum working voltage								
	Basic insulation under IEC62020-1, 300 V rms (566 V peak) maximum working voltage								
File E214100	File 205078	File 2471900-4880-0001							

¹ In accordance with UL 1577, each ADuM3400-EP/ADuM3401-EP/ADuM3402-EP is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 μA).

² In accordance with DIN V VDE V 0884-10, each ADuM3400-EP/ADuM3401-EP/ADuM3402-EP is proof tested by applying an insulation test voltage \geq 1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Parameter	Symbol	Value	Unit	Test Conditions/Comments	
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration	
Minimum External Air Gap (Clearance)	L(I01)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance through air	
Minimum External Tracking (Creepage)	L(I02)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance path along body	
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L(PCB)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCE mounting plane	
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation	
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	v	DIN IEC 112/VDE 0303 Part 1	
Isolation Group		П		Material Group (DIN VDE 0110, 1/89, Table 1)	

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The * marking on packages denotes DIN V VDE V 0884-10 approval.

Table 7.							
Description	Test Conditions/Comments	Symbol	Characteristic	Unit			
Installation Classification per DIN VDE 0110							
For Rated Mains Voltage ≤ 150 V rms			l to IV				
For Rated Mains Voltage ≤ 300 V rms			l to III				
For Rated Mains Voltage ≤ 400 V rms			l to ll				
Climatic Classification			40/105/21				
Pollution Degree per DIN VDE 0110, Table 1			2				
Maximum Working Insulation Voltage		V _{IORM}	560	V peak			
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1050	V peak			
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	V _{PR}					
After Environmental Tests Subgroup 1			896	V peak			
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		672	V peak			
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	V _{TR}	4000	V peak			
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)						
Case Temperature		Τ _s	150	°C			
Side 1 Current		I _{S1}	265	mA			
Side 2 Current		I _{s2}	335	mA			
Insulation Resistance at T _s	$V_{IO} = 500 V$	R _s	>109	Ω			



Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 8.

Parameter	Rating
Operating Temperature Range (T _A)	-55°C to +125°C
Supply Voltages $(V_{DD1}, V_{DD2})^1$	3.135 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

¹ All voltages are relative to their respective ground.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 9.

Parameter	Rating		
Storage Temperature Range (T _{st})	-65°C to +150°C		
Ambient Operating Temperature Range (T _A)	–55°C to +125°C		
Supply Voltages (V _{DD1} , V _{DD2}) ¹	–0.5 V to +7.0 V		
Input Voltage $(V_{IA'}V_{IB'}V_{IC'}V_{ID'}V_{E1},V_{E2})^{1,2}$	-0.5 V to V _{DD1} + 0.5 V		
Output Voltage $(V_{OA'} V_{OB'} V_{OC'} V_{OD})^{1, 2}$	-0.5 V to V _{DDO} + 0.5 V		
Average Output Current per Pin ³			
Side 1 (I ₀₁)	–18 mA to +18 mA		
Side 2 (I ₀₂)	–22 mA to +22 mA		
Common-Mode Transients $(CM_{H'} CM_{L})^4$	–100 kV/μs to +100 kV/μs		

¹ All voltages are relative to their respective ground.

 $^2V_{\text{DDI}}$ and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively.

³ See Figure 4 for maximum rated current values for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the Absolute Maximum Ratings can cause latchup or permanent damage.

Table 10. Maximum Continuous Working Voltage¹

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Maximum Continuous Working Voltage							
Parameter	Max	Unit	Constraint				
AC Voltage							
Bipolar Waveform	565	V peak	50-year minimum lifetime				
Unipolar Waveform							
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1				
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10				
DC Voltage							
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1				
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10				

¹ Refers to continuous voltage magnitude imposed across the isolation barrier.

Table 11. Truth Table (Positive Logic)

V _{ix} Input ^{1,2}	V _{Ex} Input ^{3,2}	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output ¹	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	н	Outputs return to the input state within 1 μ s of V _{DDI} power restoration.
х	L	Unpowered	Powered	Z	
Х	х	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 μ s of V _{DDO} power restoration if V _{Ex} state is H or NC. Outputs return to high impedance state within 8 ns of V _{DDO} power restoration if V _{Ex} state is L.

 $^{1}V_{lx}$ and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D). V_{Ex} refers to the output enable signal on the same side as the V_{Ox} outputs. V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.

² H is high, L is low, X is don't care, and NC is no connect.

³ In noisy environments, connecting V_{Ex} to an external logic high or low is recommended.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. ADuM3400-EP Pin Configuration

Table 12. ADuM3400-EP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.
2, 8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	V _{IA}	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{IC}	Logic Input C.
6	V _{ID}	Logic Input D.
7	NC	No Connect.
9, 15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} , V_{OB} , V_{OC} , and V_{OD} outputs are enabled when V_{E2} is high or disconnected. V_{OA} , V_{OB} , $V_{OC'}$ and V_{OD} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{od}	Logic Output D.
12	V _{oc}	Logic Output C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2, 3.135 V to 5.5 V.



*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND2 IS RECOMMENDED. IN NOISY ENVIRONMENTS, CONNECTING OUTPUT ENABLES (PIN 7 FOR ADuM3401-EP/ADuM3402-EP AND PIN 10 FOR ALL MODELS) TO AN EXTERNAL LOGIC HIGH OR LOW IS RECOMMENDED.

Figure 6. ADuM3401-EP Pin Configuration

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.
2, 8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	V _{IA}	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{IC}	Logic Input C.
6	V _{OD}	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OD} output is enabled when V_{E1} is high or disconnected. V_{OD} is disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
9, 15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. $V_{OA'} V_{OB'}$ and V_{OC} outputs are enabled when V_{E2} is high or disconnected. $V_{OA'} V_{OB'}$ and V_{OC} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{ID}	Logic Input D.
12	V _{oc}	Logic Output C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.



*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND₁ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND₂ IS RECOMMENDED. IN NOISY ENVIRONMENTS, CONNECTING OUTPUT ENABLES (PIN 7 FOR ADUM3401-EP/ADUM3402-EP AND PIN 10 FOR ALL MODELS) TO AN EXTERNAL LOGIC HIGH OR LOW IS RECOMMENDED.

Figure 7. ADuM3402-EP Pin Configuration

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 3.135 V to 5.5 V.
2, 8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	V _{IA}	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{oc}	Logic Output C.
6	V _{OD}	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OC} and V_{OD} outputs are enabled when V_{E1} is high or disconnected. V_{OC} and V_{OD} outputs are disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
9, 15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} and V_{OB} outputs are enabled when V_{E2} is high or disconnected. V_{OA} and V_{OB} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{ID}	Logic Input D.
12	V _{IC}	Logic Input C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2, 3.135 V to 5.5 V.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Typical Input Supply Current per Channel vs. Data Rate (No Load)



Figure 9. Typical Output Supply Current per Channel vs. Data Rate (No Load)



Figure 10. Typical Output Supply Current per Channel vs. Data Rate (15 pF Output Load)



Figure 11. Typical ADuM3400-EP V_{DD1} Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 12. Typical ADuM3400-EP V_{DD2} Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 13. Typical ADuM3401-EP V_{DD1} Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 14. Typical ADuM3401-EP V_{DD2} Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 15. Typical ADuM3402-EP V_{DD1} or V_{DD2} Supply Current vs. Data Rate for 5 V and 3.3 V Operation



Figure 16. Propagation Delay vs. Temperature

OUTLINE DIMENSIONS



Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Temperature Range	Package Description	Package Option
ADUM3400TRWZ-EP	4	0	10	50	–55°C to +125°C	16-Lead SOIC_W	RW-16
ADUM3400TRWZ-EP-RL	4	0	10	50	–55°C to +125°C	16-Lead SOIC_W	RW-16
ADUM3401TRWZ-EP	3	1	10	50	–55°C to +125°C	16-Lead SOIC_W	RW-16
ADUM3401TRWZ-EP-RL	3	1	10	50	–55°C to +125°C	16-Lead SOIC_W	RW-16
ADUM3402TRWZ-EP	2	2	10	50	–55°C to +125°C	16-Lead SOIC_W	RW-16
ADUM3402TRWZ-EP-RL	2	2	10	50	–55°C to +125°C	16-Lead SOIC_W	RW-16

¹ Z = RoHS Compliant Part.

©2015–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13271-0-5/17(A)



Rev. A | Page 17 of 17